More Eval-Boards
still 24 pcs in stock.
Prevent Overbuilding and secure your design with the FPGA Lock IP.
For details please refer to TRS-STAR: FPGA Lock IP.
The FPGA-Lock-PMOD Dongle shares a common secret with the FPGA-LOCK-EVAL IP. The FPGA-LOCK-EVAL IP is intended for evaluation purposes only.
Standard lead time: 2-3 days
We use cookies to improve our website and your experience when using it. Cookies used for the essential operation of this site have already been set. To find out more about the cookies we use and how to delete them, see our privacy policy.
I accept cookies from this site.